FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5885 Discussions

refclk of alt2gxb must be a differential clock input?

Honored Contributor II

use refclk0 to drive transmitter's tx_pllclk, must refclk0 be a differential clock? 

but if use a global clock to train the transmitter's pll, it seems to right. 

anybody can help me....
0 Kudos
0 Replies