FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6425 Discussions

refclk of alt2gxb must be a differential clock input?

Altera_Forum
Honored Contributor II
896 Views

use refclk0 to drive transmitter's tx_pllclk, must refclk0 be a differential clock? 

but if use a global clock to train the transmitter's pll, it seems to right. 

anybody can help me....
0 Kudos
0 Replies
Reply