FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

reference design with DDR3 DIMMs

Altera_Forum
Honored Contributor II
813 Views

Is there any reference design with DDR3 DIMMs? 

 

Preferably for Stratix V and RDIMMs, preferably 2 8GB RDIMMs per channel.
0 Kudos
0 Replies
Reply