FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6343 Discussions

some question ahout RS Encoder and Decoder IP

Altera_Forum
Honored Contributor II
914 Views

some question ahout RS Encoder and Decoder IP  

at the Reed-Solomon Compiler User Guide.pdf  

https://www.alteraforum.com/forum/attachment.php?attachmentid=2034  

what does above mean? 

https://www.alteraforum.com/forum/attachment.php?attachmentid=2035  

what is the use of the sink_ena ,can is assign sink_ena =1 sometimes ? 

the sink_val must dealy a step of sink_ena  

and if i input the sink_sop and sink_eop is fix  

is the delay of the sink_sop and the source_sop fix?
0 Kudos
0 Replies
Reply