hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים
FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6307 ディスカッション

使用Cyclone V 对 Stratix 10 TX 进行初始配置和部分重配置,是否有推荐的方案

smeng12
Partner
989件の閲覧回数
 
0 件の賞賛
5 返答(返信)
YuanLi_S_Intel
従業員
882件の閲覧回数

你好。首先,你必须知到​那个IP会使用。然后看那IP还有被Stratix 10支持吗。

smeng12
Partner
882件の閲覧回数

​It may be the problem of translation. Let me say again, it is the initial configuration and reconfiguration of the device Stratix with the device Cyclone V .Cyclone V as the configuration chip of Stratix 10

YuanLi_S_Intel
従業員
882件の閲覧回数

Are you saying you use cyclone V to configure Stratix 10?

smeng12
Partner
882件の閲覧回数

YES , use cyclone V to configure Stratix 10

YuanLi_S_Intel
従業員
882件の閲覧回数

Apologize that we do not have the guide for it. If you would like to use AVST programming scheme, it is recommended to have CPLD, processor or MAX 10. The reason is because they boot up fast if compared to FPGA.

返信