FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4965 Discussions

A pulse occurs during MAX 10 update while power is on

JW1121
Novice
181 Views

Hi,

While MAX10 FPGA is programmed during power on state I find a  low pulse(~ns) (occurs for each output pin.

Does anybody know how to fix this issue.

 

 

0 Kudos
1 Reply
ShafiqY_Intel
Employee
152 Views

Hi JW1121,

 

Have you tried to set the unused pins to tri-stated in Quartus?

Please refer to the following picture (go to Assignment --> Device..)

Screenshot (300).png

 

Regards,

Matt

Reply