While MAX10 FPGA is programmed during power on state I find a low pulse(~ns) (occurs for each output pin.
Does anybody know how to fix this issue.
Have you tried to set the unused pins to tri-stated in Quartus?
Please refer to the following picture (go to Assignment --> Device..)
For more complete information about compiler optimizations, see our Optimization Notice.