FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Arria 5 HPS SPI Pinouts

PG_ngc
Beginner
302 Views

Arria 5: Can pin M12 (GPIO66) be used as SPIM0_SS0 instead of GPIO60 which is part of Set0?

Thanks

0 Kudos
3 Replies
EBERLAZARE_I_Intel
277 Views

Hi,

 

In theory you can, but you will need to change a lot of setting and configurations especially in the device tree, because the GPIO60 is the Bootselect pins, you need to set this somewhere also same goes to the GPIO66. This is however not advisable as it requires a lot of work and changes.

 

For reference:

Schematic:

https://www.analog.com/media/en/technical-documentation/eval-board-schematic/A5_SOC_DEVKIT_C.pdf#pag...

Description pins:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/arria-v/pcg-01013.pdf#pa...

 

PG_ngc
Beginner
265 Views

Hello,

 

Thanks for replying, currently GPIO60 is pulled high in our schematic. And GPIO66 is what connected to the destination as SPIM0_SS0, so the only option we have in this case is to modify the device tree to change settings and configurations, correct?

Any documentation you can point me to do so?

Regards

 

EBERLAZARE_I_Intel
213 Views
Reply