Dear Sir / Madam
The custmer needs a clock of 2GHz output of FPGA , I 'm not sure how it achieve？ Maybe it can use transceiver lane?
I am not sure on this HIgh frequency clock generation , PLL will not support this much of high frequency
Kindly let me know if you need further assistance.
No more questions，Thanks！
For more complete information about compiler optimizations, see our Optimization Notice.