FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4953 Discussions

Chess digital clock with VHDL using FPGA

malol
Beginner
123 Views

I whant to creat a VHDL code that woek like Chess digital clock to use it on FPGA

0 Kudos
2 Replies
KhaiChein_Y_Intel
94 Views

Hi,

 

Do you have any question in specific ?

 

Thanks.

Best regards,

KhaiY

KhaiChein_Y_Intel
94 Views

Hi,

 

We do not receive any response from you to the previous question/reply/answer that I have provided. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.

 

Thanks.

Best regards,

KhaiY

Reply