FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5925 Discussions

Chess digital clock with VHDL using FPGA

malol
Beginner
‎05-30-2020 10:52 PM
421 Views

I whant to creat a VHDL code that woek like Chess digital clock to use it on FPGA

0 Kudos

Link Copied

2 Replies
KhaiChein_Y_Intel
Employee
‎06-01-2020 04:27 AM
392 Views

Hi,

 

Do you have any question in specific ?

 

Thanks.

Best regards,

KhaiY

0 Kudos
Copy link
KhaiChein_Y_Intel
Employee
‎06-09-2020 06:22 AM
392 Views

Hi,

 

We do not receive any response from you to the previous question/reply/answer that I have provided. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.

 

Thanks.

Best regards,

KhaiY

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.