FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5287 Discussions

Cyclone V and data conversion board - arbitrary frequency

Honored Contributor II

Hello Altera Forums, 


I'm using a Cyclone V GX Starter Kit with a data conversion board plugged into the HSMC slot. 


I am using a 50MHz clock generated by a PLL. This clock is sent to pins 95 and 155 of the HSMC (for ADC channels A and B ). On the DCB card, I have pins 1 and 3 connected on J3 and J7, as per the manual. 


I am able to record data with this with no issues (Signaltap_50MHz.png): 




When I change to PLL clock to some other frequency however, the data I get is nonsense (example is at 40MHz, but the same issue occurs at other frequencies. I've tried 60, 100, and 150MHz) (Signaltap_40MHz.png): 




Is there anything I should be checking to make this work properly? I have read the manual for the DCB, and found no indication that it can't run at an arbitrary frequency. 


If there's any more info I can send to help solve this, please let me know. 


Thank you for your assistance, 

0 Kudos
1 Reply
Honored Contributor II

I was able to solve this problem. There's an example of how to use the data conversion card on the terasic website: http://www.terasic.com.tw/cgi-bin/page/archive.pl?language=english&categoryno=165&no=830&partno=4