FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5282 Discussions

Cyclone V: leakage current of Vref pins

Zak
New Contributor I
456 Views

Hello,

I'm designing a very compact design with a 5CEFA4 Cyclone V FPGA and a single DDR3 chip.

Following the Micron and Intel guidelines, I chose to not use VTT termination and to use only a simple resistor divider for Vref generation. I've seen that in other working designs, so I'm pretty confident all will work as expected.

To effectively choose the divider resistance value I need to know the max leakage current of Vref pin of the FPGA...anyone knows where I can find it?

 

On the Cyclone V Datasheet I see only the I/O pins leakage current, which is quite high, +-30uA, compared to the +-1uA of the DDR3 chip.

0 Kudos
3 Replies
Rahul_S_Intel1
Employee
286 Views

Hi ,

The maximum leakage current for the IO pins , is 30uA,

 

Page no: 13

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_51002.pdf

 

The above value is the characterized value from Intel FPGA .

 

 

Zak
New Contributor I
286 Views

Hi,

so you're telling me thah Vref pins are considered as I/O pins?

I thought they're special pins with different characteristics.

Rahul_S_Intel1
Employee
286 Views

Hi Zak,

Kindly find the KDB for your reference, as I mentioned the leakage is only characterized for the IO, as per me the same can be considered for VREF . Kindly find the KDB for your reference.

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/soluti...

 

Reply