FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5157 Discussions

DDR4 interface signal test abnormal

LLian22
Beginner
331 Views

Hi:

During the test of the DDR4 controller, we found that the data write DQ signal was abnormal, but the timing of the data read was normal and the data read was correct. The cause of the abnormal data write DQ data signal has not been found so far, can anyone help analyze it?

2400 write.gif

2400 read.gif

thank you very much!

0 Kudos
4 Replies
BoonT_Intel
Moderator
134 Views

Hi Sir,

It is very hard to analyze the analog data like this. Are you start seeing the IP give the cal fail results or bit errors?

LLian22
Beginner
134 Views

For the current test, the interface timing calibration occasionally has a calibration failure, but recalibration after the failure can be passed. After the calibration is completed, the data read and write access test data can be transmitted normally, and there is no data error in the data verification. Only the oscilloscope observes the write timing is not normal

BoonT_Intel
Moderator
134 Views

Hi are you using Arria 10 device.

See if it is impact by this issue-> https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base...

You may try the suggested workaround.

BoonT_Intel
Moderator
134 Views

By the way, when you measure the waveform, is it during calibration or read/write stage?

Reply