FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5152 Discussions

[Failed] while downloading non-volatile *.jic File into FPGA

MBurk9
Beginner
412 Views

There is a problem, in downloading a non-volatile *.jic File into FPGA.

Depending on *.sof, sof can download to the board.

 

The problem comes with jic file.

Maybe while converting, or writing on DE1-SoC.

 

 

Equipment:

- Board: DE1-SoC, 5CSEMA5F31C6, rev.G

- Quartus II, 18.1 Lite

- Example: Demonstrations\FPGA\my_first_fpga\my_first_fpga.qpf

 

Converting:

- jic

- EPCS128

- Active Serial

- Flash Loader: Cyclone V, 5CSEMA5

 

Programmer:

- Hardware-Setup: DE-SoC [USB-1]

- Mode: JTAG

- Autodetect

- File for EPCS128: Demo.jic

 

Between 35 - 75 %, the process Failed.

 

Is there something I can do?

 

Are there other possibilities for non-volatile configuration the FGPA-Board?

 

With a Cyclone II Board (Quartus II, 13.0sp1), I have no problem with *.pof File,

Mode Active Serial Programming.

 

0 Kudos
3 Replies
JohnT_Intel
Employee
113 Views

Hi,

 

Could you provide me the full Quartus message to understand what issue you are observing? How many device is in your chain?

MBurk9
Beginner
113 Views

Hi JohnT,

 

thank you for response.

 

The problem was a MSEL problem.

 

The default MSEL = 10010 didn't work.

 

To flash non-volatile, MSEL = 01001 works fine.

 

JohnT_Intel
Employee
113 Views

Hi,

 

I am glad that the issue is resolved. Could you confirm if your MSEL is correct?

 

The reason is that MSEL = 10010 should the correct setting. Please double confirm if you the SW is high or low.

Reply