FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5227 Discussions

How to Run SoC in different frequencies?

MLash2
Novice
375 Views

I need to select among many frequencies and change it before the startup. Is this possible?

0 Kudos
1 Reply
Fawaz_J_Intel
Employee
152 Views

Hello,

The hard processor system (HPS) clock generation is centralized in the clock manager. The clock manager is responsible for providing software-programmable clock control to configure all clocks generated in the HPS. Clocks are organized in clock groups. A clock group is a set of clock signals that originate from the same clock source. A phase-locked loop (PLL) clock group is a clock group where the clock source is a common PLL voltage-controlled oscillator (VCO).

Some development kits are supporting the Clock Select (CSEL) switches, which are used to define the source of input clock to HPS PLL. ARM processor can run on up to 1GHz MAX.

 

Hope this might help.

 

Thanks

Reply