hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים
FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6326 Discussions

How to control max v of arria10

aaronyen
Beginner
150 Views

I used Arria10 GX FPGA Development Kit.

For some reason the power supply was unstable. Can I configure the MAX V power settings to control the voltage limit?

Could you give me some solution?

thanks

Labels (1)
0 Kudos
1 Reply
Fakhrul
Employee
32 Views

Hi aaronyen,


You may check the sub-topic: 10.7. Power Sequencing Considerations for Arria 10 Devices in this document: https://cdrdv2.intel.com/v1/dl/getContent/666662?fileName=a10_handbook-683461-666662.pdf


Also please check whether all power rails are within the required spec. Refer:

Intel® Arria® 10 Device Datasheet


Regards,

Fakhrul


0 Kudos
Reply