FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6373 Discussions

Insufficient PCIe reference design on Cyclone V GT 5CGTFD9D5 OpenVINO

Vilius_Z
Novice
210 Views

Hi,

I have a little bit of experience with FPGAs and VHDL coding, but this is my first time dealing with PCIe. I have a Cyclone V GT 5CGTFD9D5F27C7N OpenVINO PCIe card devboard that I intend to use to exchange data with PC. I was able to find large documentation file bundle online (including various datasheets and manuals.) I took my time studying it, found some example codes including button state read, led blink etc. 

I ran demonstration codes via batch (intended to load the specific .sof file FPGA) and cpp files (as written in the datasheet) and I was able to retrieve some status info from the FPGA (so PCIe is definitely working). I want to explore the PCIE capabilities a bit further and develop my own PCIe application, but I face a problem. I dont know the addresses of the GPIOs. I would like to write some test codes (including buttons, leds, switches and other GPIOs that are routed to the external connectors), based on the provided AVMM library/framework. But digging through all of the datasheets I could find, there is no information about ,,USER BAR" ,,ON CHIP MEMORY ADDRESS", ,,MEMORY SIZE" concepts (picture bellow is taken from the main datasheet, chapter ,,PCIe Reference Design for Windows".), moreover, the example codes are only intended for the exact devboard, there are no clarifications on how to change or add GPIO pins, what should be done to correctly assign those pins in the pin planner.

 How can I (know and) adapt the manufacturer's example PCIE codes to do operations on all available GPIO pins? Also there are some uncertainties about the code for FPGA itself. The manual says to run provided batch files to upload specific .sof file to the FPGA before running any C code for the PCIE. But there are only few example sets, so for a custom C code I will need to write custom .sof file to the FPGA as well. I did not find any guidelines or software examples about adapting the vhdl code (setting up the pin planner if it is needed at all) to PCIE application. Can you provide any information (examples or pages, possibly documentation) to get me going, for example with my first led blink program that I could control via cmd terminal (PCIe)? Thank you in advance.

Untitled.png

 

Labels (1)
0 Kudos
1 Reply
JohnT_Intel
Employee
152 Views

Hi,


You will need to contact sales@terasic.com as they are the provider of the FPGA design BSP. They will have the information on how to use the GPIO on the board.


0 Kudos
Reply