FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
5539 Discussions

MAX10 (10M04DAU324I7G)の端子処理について

晋佐々木0
Beginner
‎05-31-2019 12:23 AM
971 Views

MAX10 (10M04DAU324I7G)でアナログ入力無し、ADC未使用の時の端子「ADC_VREF」と「ANAIN1」の端子処理はどうすればよいか？

0 Kudos

Link Copied

1 Reply
JonWay_C_Intel
Employee
‎06-12-2019 09:49 AM
610 Views

Hi,

For unused pins

ADC_VREF: NC

ANAIN: GND

 

You may also refer to:

https://www.intel.com/content/www/us/en/programmable/documentation/luo1479889762304.html#quj1480559451132

0 Kudos
Copy link
Reply

For more complete information about compiler optimizations, see our Optimization Notice.