May I not supply voltage to VCCIO during power up and configuration? - Intel Community

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

May I not supply voltage to VCCIO during power up and configuration?

642 Views

Hi.

Internal weak pull-up resistors interfere with my scheme. As far as I know the pull-up resistors cannot be disconnected during power up and configuration. May I not supply voltage to VCCIO?

How long may I not supply voltage to VCCIO? I configure FPGA using my computer.

Best regards,

dinam

Link Copied

1 Reply

137 Views

I use Cyclone V - 5CEFA2F23C8.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.