PCIe issue with the Cyclone IV devkit

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

PCIe issue with the Cyclone IV devkit

1,074 Views

I am having issues with the Cyclone IV devkit and its PCIe hard IP block. My FPGA image behaves differently according to the PCIe slot I use with my Dell T3600.

It seems that the PCIe training fails on certain slots. I have tried the values 40'h88 and 40'ha8 for test_in. The LTSSM register sometimes gets stuck on the value 0 or the value 3, and doesn't get recognised by the computer.

What steps should I take to further debug the issue?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.