FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6478 Discussions

Part info.

Nidhis
Novice
‎11-20-2024 03:49 AM
222 Views

Hi,

Please provide the Peak Reflow Temperature (Cel) and Time@Peak Reflow Temperature-Max (s) values for below part.

10M16SCU169A7G
Labels (1)
Labels:
0 Kudos

Link Copied

1 Reply
Farabi
Employee
‎11-24-2024 05:09 PM
181 Views

Hello,


Please refer to AN353 : https://cdrdv2-public.intel.com/653917/an353.pdf


rgards,

Farabi


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.