FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6174 Discussions

USB Blaster Download cable_Timing Specification

ShivaKi
Beginner
178 Views

Hello,

 

For USB Blaster UG-USB81204 is considered for Debugging Cyclone V (5CEBA7F27C8N)  

1. What is the maximum TCK frequency that is supported by USB Blaster UG-USB81204

2. What will be minimum and maximum output delay on TDI and TMS lines from falling edge of TCK

3. What will be the setup and holdtime requirement of TDO line w.r.t TCK rising edge of USB Blaster UG-USB812044.

4. Will the debugger generate TCK signal with 50% duty cycle only?

0 Kudos
4 Replies
FvM
Honored Contributor I
159 Views
Hi,
there's no official timing specification for USB-Blaster. As far as I remember, maximal TCK speed is 6 MHz with 50 % duty cycle. Setup- and hold times for TMS, TDO and TDI are basically a half clock cycle (about 80 ns). USB-Blaster is using 6 MHz clock during data shift operations, TAP controller is advanced with slower bit banging operations.
ShivaKi
Beginner
91 Views

Hello,

 

Will there be any debugger output delay on TDI and TMS lines from falling edge of TCK?

0 Kudos
FvM
Honored Contributor I
89 Views

Hi,
there's no systematic delay but possible driver delay skew. In (slow) initial setup, TDI and TMS  are also driven without TCK edge. Consider that TMS is acting as clock during TAP controller configuration, operated independent of TCK.

NurAiman_M_Intel
Employee
41 Views

Hi,


If you set all the TCK, TDI, TDO pin in correct manners,there should be no delay. What FvM said is also correct.


Regards,

Aiman


0 Kudos
Reply