FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5932 Discussions

What is the state of GPIOs of Max10 during bootup? Are they high? How much time is required to boot Max10 from internal UFM/CFM?

HUl_H
Beginner
‎10-30-2019 06:34 PM
491 Views

My IOs are pulled down in logic. But when I bootup the Max10 I see a pulse on these IOs ? What is the state of output IOs during the bootup? Can I reduce this time? ​

0 Kudos

Link Copied

1 Reply
YuanLi_S_Intel
Employee
‎11-01-2019 07:21 AM
306 Views

Hi Haseeb,

 

The IO is in tri-state mode during configuration.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf (Page 28)

 

The configuration time cannot be reduced and it is depending on the size of bitstream.

 

Thank You

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.