FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6031 Discussions

Why my design is not generated when using the third EMAC on Arria 10 SoC?

AJuba
Beginner
1,368 Views

Hello ,

We have designed a custom board which has some industrial Ethernet testing.

When enabling three EMACS, the third EMAC (2) gives a warning message of invalid clock settings.

Is it a known issue? anyone can help?

 

Thanks

0 Kudos
1 Solution
Fawaz_Al-Jubori
Employee
491 Views

Hello AJuba,

This is due to a bug within Platform Designer (previously Qsys). There will be a patch release in 18.1.1

Until the time of the release, you will not be able to use 3 EMACs on Arria 10.

 

Thanks

View solution in original post

3 Replies
AJuba
Beginner
491 Views

Anyone can help me on this?

0 Kudos
Fawaz_Al-Jubori
Employee
492 Views

Hello AJuba,

This is due to a bug within Platform Designer (previously Qsys). There will be a patch release in 18.1.1

Until the time of the release, you will not be able to use 3 EMACs on Arria 10.

 

Thanks

AJuba
Beginner
491 Views

Thanks FJumaah for your reply.

Now it make sense.

I will wait for 18.1.1.

 

0 Kudos
Reply