FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

Why my design is not generated when using the third EMAC on Arria 10 SoC?

AJuba
Beginner
1,044 Views

Hello ,

We have designed a custom board which has some industrial Ethernet testing.

When enabling three EMACS, the third EMAC (2) gives a warning message of invalid clock settings.

Is it a known issue? anyone can help?

 

Thanks

0 Kudos
1 Solution
Fawaz_J_Intel
Employee
167 Views

Hello AJuba,

This is due to a bug within Platform Designer (previously Qsys). There will be a patch release in 18.1.1

Until the time of the release, you will not be able to use 3 EMACs on Arria 10.

 

Thanks

View solution in original post

3 Replies
AJuba
Beginner
167 Views

Anyone can help me on this?

Fawaz_J_Intel
Employee
168 Views

Hello AJuba,

This is due to a bug within Platform Designer (previously Qsys). There will be a patch release in 18.1.1

Until the time of the release, you will not be able to use 3 EMACs on Arria 10.

 

Thanks

AJuba
Beginner
167 Views

Thanks FJumaah for your reply.

Now it make sense.

I will wait for 18.1.1.

 

Reply