FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5157 Discussions

altera_eth_tse_design_example

Altera_Forum
Honored Contributor II
763 Views

Hi 

I would like to run the altera_eth_tse_design_example on my Cyclone V GT development kit. 

 

 

Has anybody done this already? 

 

 

 

As a first application I would be very happy, if I would have the pulse per second running on my board. The necessary environment with switch and grandmaster is already on my desk. But I can't run the FPGA.... 

 

My Idea was to take the toplevel from the example, connect the ports and have a running 1588-clk. It seems I was totally wrong, wasn't I?
0 Kudos
0 Replies
Reply