FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6329 Discussions

altera_eth_tse_design_example

Altera_Forum
Honored Contributor II
‎08-19-2014 01:46 PM
1,040 Views

Hi 

I would like to run the altera_eth_tse_design_example on my Cyclone V GT development kit. 

 

 

Has anybody done this already? 

 

 

 

As a first application I would be very happy, if I would have the pulse per second running on my board. The necessary environment with switch and grandmaster is already on my desk. But I can't run the FPGA.... 

 

My Idea was to take the toplevel from the example, connect the ports and have a running 1588-clk. It seems I was totally wrong, wasn't I?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.