FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6302 Discussions

dynamic reconfiguration transceiver Agilex7 IP

number_7
Beginner
480 Views

 I want to use the tranceiver IP for my design which should dynamically reconfigure for different data rates. F tile direct phy IP is totally different when compared to A10.  on user guide i found that for dynamic reconfiguration we have to use multirate IP by adding different profiles.  My dout is can we do the DR with Ftile direct PHY IP or only we have to use multirate IP.

 

0 Kudos
3 Replies
Harshx
Employee
313 Views

We sincerely apologize for the inconvenience caused by the delay in addressing your Forum queries. Due to an unexpected back-end issue in our system, your Forum case, did not reach us as intended. As a result, we have a backlog of cases that we are currently working through.

Please be assured that we are doing everything we can to resolve this as quickly as possible. This will take some time, and we appreciate your patience and understanding during this period of time. Your case will be attended by AE soonest possible.

Thank you again for your patience and understanding, and we are committed to provide you with the best possible support.


0 Kudos
Harshx
Employee
276 Views

Hi,

My dout is can we do the DR with Ftile direct PHY IP or only we have to use multirate IP.

Refer this: 4.1. Generating Dynamic Reconfiguration Design and Configuration... (intel.com)

You can generate an example design for Multirate IP via DR in Intel Quartus Prime Pro.

Regards,

Harsh M



0 Kudos
Harshx
Employee
233 Views

Hi,

I would like to follow up with you about this case.

Do you have any further questions on this?

Otherwise, I will put this case to close-pending, and please feel free to reopen if you have further

clarification.

Regards,

Harsh M


0 Kudos
Reply