stratix-10-dx-1sd280pt2f55-fpga-rev-a--v19.3b222-v1.0 pcie_ed will not complete required IP updated. - Intel Community

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

stratix-10-dx-1sd280pt2f55-fpga-rev-a--v19.3b222-v1.0 pcie_ed will not complete required IP updated.

601 Views

Platform Designer IP upgrade required for the pcie_ed, fails update.

106 KB

Link Copied

1 Reply

579 Views

Hi ,

I feel like the issue you are similar to below link.

https://forums.intel.com/s/question/0D70P000006iS8l/enabling-intel-stratix-10-htile-and-ltileavalon-memory-mapped-avalonmm-hard-ip-for-pci-express-on-s10dx-kit?s1oid=00DU0000000YT3c&s1nid=0DB0P000000U1Hq&emkind=chatterCommentNotification&s1uid=0050P000008IfUg&emtm=1589294989151&fromEmail=1&s1ext=0

If it is similar to above issue, requesting to waiting for the future release of Quartus

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.