FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6337 Discussions

using SDRAM with SOPC Builder

Altera_Forum
Honored Contributor II
‎09-25-2007 08:03 AM
1,431 Views

I'm trying to use the SDRAM on Altera Nios II Development Kit, Cyclone II Edition (2C35). 

 

I followed the guide "Using DDR/DDR2 SDRAM With SOPC Builder". In page 23 it references to a file named ddr_sdram_0_debug_design.v, which I cannot find. Where should this file be? 

 

Thanks, 

Reuven
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.