Community
cancel
Showing results for 
Search instead for 
Did you mean: 

Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design for Agilex Devices

The design demonstrates Ethernet operation between the Triple-Speed Ethernet Intel FPGA IP core and onboard Marvell 88E1111 PHY chip through SGMII. TCL scripts are included to allow users to test the auto-negotiation feature,  internal MAC loopback, internal PHY loopback, and TX/RX interop with the external tester at a data rate of 10/100/1000 Mbps. The packet statistics report will be generated as the output result of the internal loopback test.

 

The design example can be found on the Intel FPGA Design Store at https://fpgacloud.intel.com/devstore/platform/20.2.0/Pro/intel-fpga-triple-speed-ethernet-and-on-boa...

Attachments
Version history
Revision #:
2 of 2
Last update:
‎08-03-2020 08:01 AM
Updated by:
 
Contributors