- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I just wrote a Java program that creates a two-dimensional array of integers. The one-dimensional array defined as "tgl[ 0]" has 25 elements, the one-dimensional array defined as "tgl[ 1]" has 24 elements, the one-dimensional array defined as "tgl[ 2]" has 23 elements, all the way to the one-dimensional array defined as "tgl[ 24]" that has 1 element. Is there some way to do this in VHDL, create a two-dimensional array of bit signals such that each component one-dimensional array of bit signals has a different length from all the others?
- Tags:
- Vhdl
Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page