Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1049 Discussions

Bandpass butterworth IIR filter 4th order

Altera_Forum
Honored Contributor I
783 Views

Hi everyone, 

 

we are participating in the Innovate Europe design contest and we need to implement a bandpass 4th order butterworth filter on DE1 board (Cyclone II EP2C20F484C7 FPGA) using Quartus II 13.0sp1. 

 

 

We have tried to implement it using the two cascaded IIR biquad structure as shown in this example  

 

http://wl.altera.co.jp/support/examples/verilog/ver_butterworth.html 

 

setting the biquad coefficents calculated by Matlab. 

Input is 16bit fixed-point signed value. 

 

Our question is: is this the right way to implement a bandpass butter? Are there any other examples or advices that could help us?
0 Kudos
0 Replies
Reply