Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1087 Discussions

D5M Camera: VHDL Code for images acquisition on DE2-70 Board

Altera_Forum
Honored Contributor II
810 Views

Hi to everyone! I would like just a block for acquisition 

 

in VHDL language, because i am programming in VHDL, 

and the camera code is in Verilog . Thanks
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
90 Views

 

--- Quote Start ---  

Hi to everyone! I would like just a block for acquisition 

 

in VHDL language, because i am programming in VHDL, 

and the camera code is in Verilog . Thanks 

--- Quote End ---  

 

 

Hello cdnv, 

 

Verilog and VHDL is just a language to descript your module. 

I suggest you read up some syntex on verilog and re-synthesis it to VHDL. 

Be mindful to verify your RTL and also test your module using the test-bench.  

This will ensure your synthesis is correct. 

 

Please correct me if I am wrong.  

 

Cheers, 

- CrimsonLion
Reply