Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1087 Discussions

External Bus to Avalon Bridge - Address Width

BLee15
New Contributor I
494 Views

Datasheet provided says this:

 

Address—k bits (up to 32). The address of the data to be transferred. The address is aligned to the data size. For 32-bit data, the address bits Address 1−0 are equal to 0. The ByteEnable signals can be used to transfer less than 4 bytes.

 

However, what I could get is Address Range 1024 MBytes, which is only 30-bit address.

 

Is there any way to get 32-bit address width?

 

address_width.png

0 Kudos
1 Reply
SreekumarR_G_Intel
101 Views

Sorry, Even though address bits are supported upto 32 bits, Address space for this specific IP supported by the bridge is 1024 MB max.

 

Thank you ,

 

Regards,

Sree

Reply