Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1238 Discussions

How to tie in system contents in qsys on de2

Altera_Forum
Honored Contributor II
‎11-14-2014 05:53 PM
1,617 Views

The system contents include: clk, nios2, jtag uart, on chip memory, audio, audio and video config, LEDS, and switches. My question is how do I connect these contents together? I am new to Quartus 2/Qsys. Please help? I am doing a project where I take a voice recording via microphone and add a voice enhancement to it eg echo effect etc. Also is there any system contents I'm missing? Help will be indeed appreciated.

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-17-2014 09:05 AM
732 Views

Start with the Qsys tutorial: 

http://www.altera.com/literature/hb/qts/qsys_intro.pdf
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.