Intel® Fortran Compiler
Build applications that can scale for the future with optimized code designed for Intel® Xeon® and compatible processors.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
29285 Discussions

MS VS integration suggestion

jimdempseyatthecove
Honored Contributor III
‎11-09-2023 07:25 AM
767 Views

While current integration highlights IF/ENDIF (DO/ENDDO, etc.), it would be a nice additional touch to annotate with vertical dashes the connection as is done in C++:

jimdempseyatthecove_0-1699543400021.png

This would aid in resolving nesting issues as well as assisting in getting indentions aligned.

 

Jim Dempsey

Link Copied

2 Replies
Devorah_H_Intel
Moderator
‎11-16-2023 03:02 PM
665 Views

I passed this request to the Fortran integration team. 

0 Kudos
Copy link
Devorah_H_Intel
Moderator
‎04-03-2025 01:02 PM
238 Views

This feature has been implemented for Fortran and will be available in the next 2025.2 ifx release.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.