Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
526 Discussions

Inconsistent fMax shown in report.html and final results

DongWang-BJTU
New Contributor I
425 Views

After first stage compilation the report.html shows two low fmax loops as follow:

222.PNG

But after P&R, the final fmax achieved is 237Mhz:

 

333.PNG

How can there be such a big difference between the estimated fmax and the actuallly achieved one ? How should I rely on the early stage report (report.html ) to evaluate the performance of the final design ?

 

I am using OpenCL SDK v19.1. Thx

 

 

 

 

 

0 Kudos
1 Reply
HRZ
Valued Contributor II
171 Views

The Fmax values in the HTML are not "estimated" Fmax, they are "target" Fmax. i.e. the OpenCL compiler tries to balance pipeline stages (by inserting extra registers into the pipeline) and use variations of Intel IP Cores towards achieving that Fmax. The target Fmax by default is 240 MHz on Stratix V and Arria 10, and 480 MHz on Stratix 10. The two cases you are getting smaller values in the report are very likely cause by the compiler detecting a design critical path that will likely not meet timing for the target Fmax, and sacrificing Fmax to achieve a loop II one of; if that is the case, there should be a message in the report indicating this. There is no direct relationship between target Fmax in the report and post-place-and-route frequency; you can, however, increase the target Fmax to instruct the compiler to insert additional registers into the pipeline which might give you slightly higher post-place-and-route Fmax, but might also increase loop II if you increase it too far.

Reply