Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
527 Discussions

Support for bitwise operations using OpenCL?

mvemp
Novice
1,218 Views

Does openCL map gate level operations to FPGA logic? There seems to be no 1-bit data types at the moment.

 

It will interesting to see bitwise operations to support for effective implmentation XNOR-neural-networks.

0 Kudos
1 Reply
HRZ
Valued Contributor II
429 Views

You can probably use the "bool" datatype or use "char" and mask out the unnecessary bits. Though this could result in some extra area overhead compared to a pure HDL design depending on how smart the compiler/mapper is in handling the operations.

Reply