Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
442 Discussions

dpcpp Compilation Time - Number of Threads per Quartus Process

CHughes
Beginner
215 Views

Hi,

When using dpcpp to compile for an FPGA target, is there a way to control the number of threads that the Quartus tools can use?

Thanks.

 

0 Kudos
1 Reply
CHughes
Beginner
201 Views

Follow-up to show what I'm talking about:

sh,80458 -c cd ../oneAPI-samples/DirectProgramming/DPC++FPGA/ReferenceDesigns/crr/build/src && ../intel/2021.1.0.2659/compiler/2021.1.1/linux/bin/dpcpp -Xsparallel=12 -I../intel/2021.1.0.2659/dev-utilities/2021.1.1/include -fintelfpga -Xshardware -Xsdaz -Xsrounding=faithful -Xsparallel=2 -Xsseed=4 -Xsboard=s10:p520_max_sg280l -DOUTER_UNROLL=2 -DINNER_UNROLL=64 -DOUTER_UNROLL_POW2=2 crr_fpga.o -o ../oneAPI-samples/DirectProgramming/DPC++FPGA/ReferenceDesigns/crr/build/crr.fpga
  └─dpcpp,80459 -I../intel/2021.1.0.2659/dev-utilities/2021.1.1/include -fintelfpga -Xshardware -Xsdaz -Xsrounding=faithful -Xsparallel=2 -Xsseed=4 -Xsboard=s10:p520_max_sg280l -DOUTER_UNROLL=2 -DINNER_UNROLL=64 -DOUTER_UNROLL_POW2=2 crr_fpga.o -o ../oneAPI-samples/DirectProgramming/DPC++FPGA/ReferenceDesigns/crr/build/crr.fpga
    └─clang++,80460 --dpcpp -fsycl -I../intel/2021.1.0.2659/dev-utilities/2021.1.1/include -fintelfpga -Xshardware -Xsdaz -Xsrounding=faithful -Xsparallel=2 -Xsseed=4 -Xsboard=s10:p520_max_sg280l -DOUTER_UNROLL=2 -DINNER_UNROLL=64 -DOUTER_UNROLL_POW2=2 crr_fpga.o -o ../oneAPI-samples/DirectProgramming/DPC++FPGA/ReferenceDesigns/crr/build/crr.fpga
      └─perl,80472 ../intel/2021.1.0.2659/compiler/2021.1.1/linux/lib/oclfpga/share/lib/perl/acl/aoc.pl -o /tmp/crr_fpga-32e90b.aocx /tmp/crr_fpga-54488f.spv -sycl -dep-files=/tmp/crr_fpga-2de1d6.d -output-report-folder=../oneAPI-samples/DirectProgramming/DPC++FPGA/ReferenceDesigns/crr/build/crr.prj -g -hardware -daz -rounding=faithful -parallel=2 -seed=4 -board=s10:p520_max_sg280l

Passing -Xsparallel=<x> is overridden.

Reply