Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
661 Discussions

testbench description method

gazel
Beginner
445 Views

I am currently trying to separate the training and inference parts of an all coupled 3-layer neural network using MNIST, and then synthesize the inference part at a high level and simulate it using modelsim.
I think I need a testbench for simulation, but how can I write a testbench in C++ and synthesize it and the inference program in high level?

 

inference_mnist_f3 is inference program

train_mnist is train program(not synthesize)

0 Kudos
3 Replies
BoonBengT_Intel
Moderator
421 Views

Hi @gazel,

 

Thank you for posting in Intel community forum and hope all is well.
Yes you would be able to write the testbench with the steps mention here.
And for the simulation can be done with details steps here.

Please do let us know if that clarify your doubts.

Best Wishes
BB

0 Kudos
BoonBengT_Intel
Moderator
409 Views

Hi @gazel,

 

Good day, just checking in to see if there is any further doubts in regards to this matter.
Hope we have clarify your doubts.

Best Wishes
BB

0 Kudos
BoonBengT_Intel
Moderator
394 Views

Hi @gazel,

 

Greetings, unfortunately as we do not receive any further clarification on what is provided, we would assume challenge are resolved. Hence thread will no longer be monitored. For new queries, please feel free to open a new thread and we will be right with you. Pleasure having you here.

Best Wishes
BB

0 Kudos
Reply