Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
1114 Discussions

gcc and avx

anuj_goyal
Beginner
‎04-20-2008 04:51 PM
870 Views
Can someone post an example of how to write an accumlate (for eight 32bit regs) using the vector instructions in AVX?

It would be best if the code could be written with gcc (extensions are ok).
0 Kudos

Link Copied

2 Replies
TimP
Honored Contributor III
‎04-20-2008 07:12 PM
870 Views
You would require the ix86/avx branch of gcc 4.4 http://www.gnu.org/software/gcc/svn.html AVX support presumably is mainly floating point; ideally, a float sum reduction in C should work with -ffast-math (doubt if it is so yet).
0 Kudos
Copy link
srimks
New Contributor II
‎11-30-2008 05:35 AM
870 Views
GCC-v4.4 & Binutils(v-2.18.50.0.9) has AVX support, but remember it's just 128-bit extension currently by GCC.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.