pentium cache

Intel® ISA Extensions

Use hardware-based isolation and memory encryption to provide more code protection in your solutions.

pentium cache

359 Views

Hi all.
I have a question about Pentium M cache (but the problem is more general).
By cpuid instruction I observe that it is a set associative cache.
Is there a way to know what block of cache will be used for each memory
address?
In PowerPc processor there is a manner to disable single way of cache so if
I leave only one way active for each set I'm sure of data location.
Is there a similar mechanism for Pentium?

Thanks a lot.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.