Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

probable bug in Intel documentation?

logicman112
Beginner
699 Views
Intel 64 and IA-32 Architectures
Software Developers Manual
Volume 3A:
System Programming Guide, Part 1
Order Number: 253668-034US
March 2010

6.14.3
IRET in IA-32e Mode

Because interrupt stack-frame pushes are always eight bytes in IA-32e mode, an
IRET must pop eight byte items off the stack. This is accomplished by preceding the
IRET with a 64-bit operand-size prefix. The size of the pop is determined by the
address size of the instruction. The SS/ESP/RSP size adjustment is determined by
the stack size.
------------------------------------------------------------
Please look at the above manual by Intel.
I think SS/ESP/RSP is wrong, it should be SP/ESP/RSP.
Also I think the following sentence is correct:
"The size of the pop is determined by the operand size of the instruction."

Regards
0 Kudos
1 Reply
SHIH_K_Intel
Employee
699 Views
Thank you for your feedback. We'll have it fixed.
0 Kudos
Reply