Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1135 Discussions

probable mistake in documentation---please check2

logicman112
Beginner
‎09-05-2010 02:45 AM
722 Views
Intel 64 and IA-32 Architectures
Software Developers Manual
Volume 3A: System Programming Guide, Part 1 , Order Number: 253668-034US , March 2010

Vol. 3 6-13
6.10 INTERRUPT DESCRIPTOR TABLE (IDT)
NOTE
IA-32 architecture rules need to be followed for setting up IDTR
base/limit/access fields and each field in the gate descriptors. The
same apply for the Intel 64 architecture.
------------------------------------------------------------------------------------

base/limit/access fields ? IDTR does not have access field!!






0 Kudos

Link Copied

2 Replies
SHIH_K_Intel
Employee
‎09-13-2010 12:57 PM
722 Views
pls refer to Figure 2-5 of Vol 3A
0 Kudos
Copy link
logicman112
Beginner
‎09-13-2010 09:20 PM
722 Views
I refered to Figure 2-5, 3A.
I do not see any access field in IDTR!!
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.