Intel® Integrated Performance Primitives
Deliberate problems developing high-performance vision, signal, security, and storage applications.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6814 Discussions

Specifying color model & channel sequence in IPP 5.0

sgajjela
Beginner
‎01-25-2007 07:57 PM
399 Views

Trying to figure out how to specify the color model and channel sequence in IPP 5.0. In the Intel Image processing 3.0 APIs, we specified following properties while creating header.

1. Number of channels

2. Image Depth

3. Color Model (such as "GRAY", "YUV", "RGB" etc., avaliable in 3.0 )

4. Channel Sequence

5. Data order (ex: IPL_DATA_ORDER_PLANE : IPL_DATA_ORDER_PIXEL avalible in 3.0 )

6. Image Orientation (ex:-IPL_ORIGIN_TL)

7. Alignment (ex:- IPL_ALIGN_DWORD)

Thank you so much,

Srinivasa

I am not well knoweldged in using the 5.0 APIs. Looking for advise on the following questions related IPP 5.0

1. Is there a way to specify how many BYTES are to be used while creating image ?

2. How to specify above 7 properties during the image creation?

0 Kudos

Link Copied

1 Reply
Vladimir_Dudnik
Employee
‎01-28-2007 11:17 PM
399 Views

Sgajjela,

you probably did not get from the previous topic that IPP and IPL is different libraries. I recommend you to start from reading IPP manual to get all the details regarding IPP API.

Regards,
Vladimir

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.