Intel® Integrated Performance Primitives
Deliberate problems developing high-performance vision, signal, security, and storage applications.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6814 Discussions

Why we must align memory address to get high performance ?

foreststone
Beginner
‎12-16-2004 07:11 AM
448 Views
When using IPP function or writing MMX/SSE codes , it is important to
align data address with 16 or 32 bytes to meet cache , and what is the
reason ?
0 Kudos

Link Copied

1 Reply
Vladimir_Dudnik
Employee
‎12-17-2004 06:09 PM
448 Views
Hi,
the reason is performance. Please consult with:
Regards,
Vladimir
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.