Intel® Moderncode for Parallel Architectures
Support for developing parallel programming applications on Intel® Architecture.
Announcements
This community is designed for sharing of public information. Please do not share Intel or third-party confidential information here.
1689 Discussions

Haswell Transactional Memory read/write-set information

YangHun_P_
Beginner
140 Views

Recently, Intel release haswell machines which support hardware transactional memory called transactional synchronization extension(TSX).

As Intel manual said, Speculative memory operations, write-set and read-set, are buffered in L1 cache and L2 cache each. (not exactly)

Then, Can I track transactional memory operations and get information like address, and values of read/write-set?

0 Kudos
1 Reply
gaston-hillar
Black Belt
140 Views

Hi YangHun,

Intel® VTune™ Amplifier XE 2015 Update 2 added Intel® Transactional Synchronization Extensions (Intel® TSX) TSX Hotspots analysis. It provides clockticks data for Haswell microarchitecture. You can read more details about it here.

Hope it helps.

Reply