Product Support Forums

cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for 
Search instead for 
Did you mean: 
Featured Discussions
skbeh

Agilex® 7 P-Tile Multi-Channel DMA Debug Toolkit isn't working in Quartus® v22.4

by skbeh 05-29-2023
in FPGA Intellectual Property
This is an issue sharing of Agilex P-tile MCDMA PCIe Debug Toolkit :Agilex® 7 P-tile Multi Channel DMA Intel® FPGA IP for PCI Express Debug Toolkit isn't workin...
1 1
Paolo_B_Intel

NOTICE- Discontinued Intel Wireless products 7265 Family (Rev. C) and 7260 Family

by Paolo_B_Intel 12-05-2022
in Wireless
Discontinued Intel Wireless products 7265 Family (Rev. C) and 7260 Family - Driver Removal from Download Center and Self-service Support Notice As of 2016, In...
3 0

Forums

Post a Question
Discussions in Product Support Forums
Post a question
Sal1368

Adding additional raid disk 5

by Sal1368 Beginner in Rapid Storage Technology 05-07-2024
0 0
0
0
LChow3

Which version of Quartus Prime Lite software is compatible with Windows 11?

by LChow3 Novice in Programmable Devices 05-07-2024
0 0
0
0
Eric_100

Agilex 7 devices design example programming failed.

by Eric_100 Beginner in Intel® Quartus® Prime Software 05-07-2024
0 4
0
4
Flustered

MACsec IP -- Where is it?

by Flustered Beginner in Intel® Quartus® Prime Software 05-07-2024
0 3
0
3
RajanVaja

Arria 10 SoC Development Kit: Not able to run Intel FPGA AI Suite Soc Design Example

by RajanVaja Beginner in FPGA, SoC, And CPLD Boards And Kits 05-07-2024
0 11
0
11
Beginner_in_FPGA

N6000-PL is not showing up in 'lspci'

by Beginner_in_FPGA New Contributor I in Application Acceleration With FPGAs 05-07-2024
1 10
1
10
Benitez__Domingo

Why my HelloWorld program is not working in Nios V/g while working perfectly in Nios V/m?

by Benitez__Domingo Beginner in Nios® V/II Embedded Design Suite (EDS) 05-07-2024
0 5
0
5
Mike109

i5-14500 SpeedStep not working

by Mike109 Beginner in Processors 05-07-2024
0 1
0
1
masato1

I cannot set 2 ffts with different input width and output width.

by masato1 Beginner in FPGA Intellectual Property 05-07-2024
0 4
0
4
lj4

Nios II DE2-115 containing a Nios II processor

by lj4 Beginner in Nios® V/II Embedded Design Suite (EDS) 05-07-2024
0 1
0
1
marnixFPGA

Problem simulating FFT IP core

by marnixFPGA Beginner in FPGA Intellectual Property 05-07-2024
0 2
0
2
DeadEnd

Question Regarding Clock Synchronization in EyeQ BER function

by DeadEnd New Contributor I in Intel® Quartus® Prime Software 05-07-2024
0 3
0
3
UNTOUCH3d

I9 7980xe smartcache

by UNTOUCH3d Beginner in Processors 05-07-2024
0 1
0
1
JorgeA

Data retrieving using HPS in DE10-Nano

by JorgeA Novice in FPGA, SoC, And CPLD Boards And Kits 05-07-2024
0 2
0
2
fahimhabib2605

Intel Graphics Driver Installer Interface Display Problem

by fahimhabib2605 Beginner in Graphics 05-07-2024
0 2
0
2
Show More

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

View all

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.