Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15548 Discussions

2D Array in Verilog is Synthesizable (Using Quartus)?

HBhat2
New Contributor II
617 Views

Hi,

localparam [15:0] SYMBOL_OS [0:7] = {  16'h0A, 16'hA0,16'h1A, 16'hA2, 16'h1F, 16'hA5, 16'h58, 16'h93  };

I have above 2 dimensional array in one of my verilog module. Whether above statement is synthesizable with Quartus?

 

FYI, when I simulate (using Modelsim), I need to write the above Symbol declaration as

localparam [15:0] SYMBOL_OS [0:7] = ' {  16'h0A, 16'hA0,16'h1A, 16'hA2, 16'h1F, 16'hA5, 16'h58, 16'h93   };

 

 

With Regards,

HPB

0 Kudos
1 Reply
KhaiChein_Y_Intel
379 Views

Hi,

 

You can use 2D array in the Intel Quartus Prime software.

Synthesis tools typically consider all signals and variables that have a multi-dimensional array type and then create a RAM block, if applicable. This is based on the way the signals or variables are assigned orreferenced in the HDL source description.

 

Thanks.

Reply