Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

ADC timing constraint problems

Altera_Forum
Honored Contributor II
‎02-14-2011 04:19 PM
1,215 Views

We have some issues with what I believe is the timing constraints that we have on the ADC interface on the FPGA. I was wondering if someone could give me a hand and help me with the input (min,max) delay constraints. The ADC is clocking data out on falling edge and the FPGA will latch the data on rising edge. The data is single data rate. The clock rate is 92.16 MHz and Tco is between 0 – 0.6 ns. The tracks are matched to within 0.2 in.  

 

 

 

thank you 

 

 

/Boris 

 

 

 

 

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-15-2011 08:29 AM
535 Views

Have a look at the timequest user guide (http://www.alterawiki.com/wiki/timequest_user_guide) to help you set up your timing requirements.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.