Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15466 Discussions

Adding nets to signaltap via HDL

Altera_Forum
Honored Contributor II
1,215 Views

Hello, 

 

Is it possible to add nets for signaltap debugging using VHDL attributes ?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
77 Views

Hi, 

 

Do you want attributes to be monitored using signaltap? 

Hope below links helps you. 

https://alteraforum.com/forum/showthread.php?t=53741 

Refer session 7.1ftp://ftp.altera.com/up/pub/tutorials/de2/digital_logic/tut_signaltapii_vhdlde2.pdf 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Altera_Forum
Honored Contributor II
77 Views

If you are referring to mark_debug attributes that xilinx uses, then no. Altera let's you search for nets from different lists, either HDL, synth or p&r net names. Altera also tends to preserve names logically rather than the terrible names xilinx come up with.

Reply